

Monolithic 8-Bit Video A/D Converter

AD9048

FEATURES
35 MSPS Encode Rate
16 pF Input Capacitance
550 mW Power Dissipation
Industry-Standard Pinouts
MIL-STD-883 Compliant Versions Available

APPLICATIONS
Professional Video Systems
Special Effects Generators
Electro-Optics
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)

GENERAL DESCRIPTION


The AD9048 is an 8-bit, 35 MSPS flash converter, made on a high speed bipolar process, which is an alternate source for the TDC1048 unit offers enhancements over its predecessor. Lower power dissipation makes the AD9048 attractive for a variety of system designs.

Because of its wide bandwidth, it is an ideal choice for real-time conversion of video signals. Input bandwidth is flat with no missing codes.

Clocked latching comparators, encoding logic and output buffer registers operating at minimum rates of 35 MSPS preclude a need for a sample-and-hold (S/H) or track-and-hold (T/H) in most system designs using the AD9048. All digital control inputs and outputs are TTL compatible.

Devices operating over two ambient temperature ranges and with two grades of linearity are available. Linearities of either 0.5 LSB or 0.75 LSB can be ordered for a commercial range of 0°C to +70°C or extended case temperatures of –55°C to +125°C.

FUNCTIONAL BLOCK DIAGRAM



Commercial versions are packaged in 28-pin DIPs; extended temperature versions are available in ceramic DIP and ceramic LCC packages. Both commercial units and MIL-STD-883 units are standard products.

The AD9048 A/D converter is available in versions compliant with MIL-STD-883. Refer to the Analog Devices *Military Products Databook* or current AD9048/883B data sheet for detailed specifications.

AD9048—SPECIFICATIONS (typical with nominal supplies unless otherwise noted)

ABSOLUTE MAXIMUM RATINGS ¹	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Output Short-Circuit Duration

ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 V; V_{EE} = -5.2 V; Differential Reference Voltage = 2.0 V, unless otherwise noted)

Parameter (Conditions)	Temp	Test Level	AD Min	9048JJ/ Typ	JQ Max		048 KJ Typ	/KQ Max	AD9 Min	048SE/ Typ	SQ Max		0048T Typ	E/TQ Max	Units
RESOLUTION			8			8			8			8			Bits
DC ACCURACY Differential Nonlinearity Integral Nonlinearity No Missing Codes	+25°C Full +25°C Full Full	I VI I VI VI	GUA	0.4 0.6 RANT	0.75 1.0 0.75 1.0 EED	GUA	0.3 0.4 IRAN	0.5 0.75 0.5 0.75 TEED	GUA	0.4 0.6 RANT	0.75 1.0 0.75 1.0 EED	GUA	0.3 0.4 ARAN	0.5 0.75 0.5 0.75 TEED	LSB LSB LSB LSB
INITIAL OFFSET ERROR Top of Reference Ladder Bottom of Reference Ladder Offset Drift Coefficient	+25°C Full +25°C Full Full	I VI I VI V		5 4 20	12 12 8 8	mV mV mV mV µV/°C									
ANALOG INPUT Input Voltage Range Input Bias Current ⁷ Input Resistance Input Capacitance Full Power Bandwidth ⁸	Full +25°C Full +25°C Full +25°C +25°C	V I VI I VI III III	200 40 10	-2.1; +0.1 36 300 16 15	60 100 20	200 40 10	-2.1; +0.1 36 300 16 15		200 40 10	-2.1; +0.1 36 300 16 15	60 100 20	200 40 10	-2.1; +0.1 36 300 16 15		V μA μA kΩ kΩ pF MHz
REFERENCE INPUT Positive Reference Voltage ⁹ Negative Reference Voltage ⁹ Differential Reference Voltage Reference Ladder Resistance Ladder Temperature Coefficient Reference Ladder Current Reference Input Bandwidth	Full Full Full Full Full Full +25°C	V V V VI V VI VI	50	0.0 -2.0 2.0 90 0.22 23 10	125 40	V V V Ω Ω/°C mA MHz									
DYNAMIC PERFORMANCE ¹⁰ Conversion Rate Aperture Delay Aperture Uncertainty (Jitter) Output Delay (t _{PD}) Output Hold Time (t _{OH}) ¹¹ Transient Response ¹² Overvoltage Recovery Time ¹³ Rise Time Fall Time Output Time Skew ¹⁴	+25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C	I III I I I V I I I I	35 5	38 2.4 25 13 8 6 8	5 50 15 20 9 14 7	35 5	38 2.4 25 9 8 6 8	5 50 15 20 9 14 7	35 5	38 2.4 25 9 8 6 8	5 50 15 20 9 14 7	35 5	38 2.4 25 9 8 6 8	5 50 15 20 9 14 7	MHz ns ps ns ns ns ns ns ns ns
NMINV and NLINV INPUTS +0.4 V Input Current +2.4 V Input Current +5.5 V Input Current	Full Full Full	VI VI VI			200 10 10			200 10 10			200 10 10			200 10 10	μΑ μΑ μΑ
CONVERT INPUT Logic "1" Voltage Logic "0" Voltage Logic "1" Current Logic "0" Current Input Capacitance Convert Pulse Width (LOW) Convert Pulse Width (HIGH)	Full Full Full Full +25°C +25°C +25°C	VI VI VI VI III I	2.0 18 10	4	0.8 15 500 6	V V μΑ μΑ pF ns ns									

P. (0. 11.1.)	-T-	Test		9048 J J)48 KJ /			048SE	-		048TI		***
Parameter (Conditions)	Temp	Level	Min	1 yp	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
AC LINEARITY															
In-Band Harmonics															
dc to 2.438 MHz ¹⁵	+25°C	I	47	50		49	55		47	50		49	55		dBc
dc to 9.35 MHz ¹⁶	+25°C	V		48			48			48			48		dBc
Signal-to-Noise Ratio (SNR) ¹⁵															
1.248 MHz Input Frequency ¹⁷	+25°C	I	43.5	44		45	46		43.5	44		45	46		dB
2.438 MHz Input Frequency ¹⁷	+25°C	I	43	44		44	46		43	44		44	46		dB
1.248 MHz Input Frequency ¹⁸	+25°C	I	52.5	53		54	55		52.5	53		54	55		dB
2.438 MHz Input Frequency ¹⁸	+25°C	I	52	53		53	55		52	53		53	55		dB
Signal-to-Noise Ratio (SNR) ¹⁶															
1.248 MHz Input Frequency ¹⁷	+25°C	I	43.5	44		45	46		43.5	44		45	46		dB
9.35 MHz Input Frequency ¹⁷	+25°C	V		40.5			40.5			40.5			40.5		dB
Noise Power Ratio (NPR) ¹⁹	+25°C	III	36.5	39		36.5	39		36.5	39		36.5	39		dB
Differential Phase 20	+25°C	III			1			1			1			1	Degree
Differential Gain ²⁰	+25°C	III			2			2			2			2	%
DIGITAL OUTPUTS															
Logic "1" Voltage	Full	VI	2.4			2.4			2.4			2.4			V
Logic "0" Voltage	Full	VI			0.5			0.5			0.5			0.5	V
Short Circuit Current ⁵	Full	VI			30			30			30			30	mA
POWER SUPPLY															
Positive Supply Current	+25°C	I		34	46		34	46		34	46		34	46	mA
	Full	VI			48			48			48			48	mA
Negative Supply Current	+25°C	I		90	110		90	110		90	110		90	110	mA
<u> </u>	Full	VI			120			120			120			120	mA
Nominal Power Dissipation	+25°C	v		550			550			550			550	-	mW
Reference Ladder Dissipation	+25°C	v		45			45			45			45		mW

NOTES

EXPLANATION OF TEST LEVELS

Test Level I - 100% production tested.

Test Level II - 100% production tested at +25°C and sample tested at specific temperatures.

Test Level III - Sample tested only.

Test Level IV - Parameter is guaranteed by design and

characterization testing.

Test Level V - Parameter is a typical value only.

Test Level VI - All devices are 100% production tested at

+25°C. 100% production tested at temperature extremes for military temperature devices; sample tested at temperature extremes

for commercial/industrial devices.

REV. B -3-

¹Maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the device may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

²Applied voltage must be current-limited to specified range.

³Forcing voltage must be limited to specified range.

⁴Current is specified as negative when flowing into the device.

Output High; one pin to ground; one second duration.

⁶Typical thermal impedances (no air flow) are as follows:

Ceramic DIP: $\theta_{JA} = 49$ °C/W; $\theta_{JC} = 15$ °C/W LCC: $\theta_{JA} = 69$ °C/W; $\theta_{JC} = 21$ °C/W JLCC: $\theta_{JA} = 59^{\circ}\text{C/W}$; $\theta_{JC} = 19^{\circ}\text{C/W}$

To calculate junction temperature (T_I), use power dissipation (PD) and thermal impedance: $T_J = PD (\theta_{JA}) + T_{AMBIENT} = PD (\theta_{JC}) = + T_{CASE}$

 $^{^{7}}$ Measured with $V_{\rm IN}$ = 0 V and CONVERT low (sampling mode).

⁸Determined by beat frequency testing for no missing codes.

 $^{{}^9}V_{RT} \ge V_{RB}$ under all circumstances.

 $^{^{10}\}text{Outputs}$ terminated with 40 pF and eight 10 Ω pull-up resistors.

¹¹Interval from 50% point of leading edge CONVERT pulse to change in output

¹²For full-scale step input, 8-bit accuracy attained in specified time.

¹³Recovers to 8-bit accuracy in specified time after -3 V input overvoltage.

¹⁴Output time skew includes high-to-low and low-to-high transitions as well as bit-to-bit time skew differences.

¹⁵Measured at 20 MHz encode rate with analog input 1 dB below full scale.

 $^{^{16}\}mathrm{Measured}$ at 35 MHz encode rate with analog input 1 dB below full scale. ¹⁷RMS signal to rms noise.

¹⁸Peak signal to rms noise.

¹⁹DC to 8 MHz noise bandwidth with 1,248 MHz slot; four sigma loading; 20 MHz encode.

 $^{^{20}\}text{Clock}$ frequency = $4\times\text{NTSC}$ = 14.32 MHz. Measured with 40-IRE modulated ramp.

Specifications subject to change without notice.


ORDERING GUIDE

Model	Linearity	Temperature	Package Option ¹
AD9048JJ	0.75 LSB	0°C to +70°C	J-28
AD9048KJ	0.5 LSB	0°C to +70°C	J-28
AD9048JQ	0.75 LSB	0°C to +70°C	Q-28
AD9048KQ	0.5 LSB	0°C to +70°C	Q-28
$AD9048SE^{2}$	0.75 LSB	−55°C to +125°C	E-28A
$AD9048TE^2$	0.5 LSB	−55°C to +125°C	E-28A
$AD9048SQ^2$	0.75 LSB	−55°C to +125°C	Q-28
$AD9048TQ^2$	0.5 LSB	−55°C to +125°C	Q-28

NOTES


MECHANICAL INFORMATION

Die Dimensions	. $127 \times 140 \times 4 \ (\pm 2)$ mils
Pad Dimensions	$\dots \dots 4 \times 4$ mils
Metalization	Gold
Backing	None
Substrate Potential	$\dots \dots V_{\mathrm{EE}}$
Passivation	Nitride
Die Attach	Gold Eutectic
Bond Wire1 mil	Gold; Gold Ball Bonding




PIN DESIGNATIONS


DIP (Q Package)



LCC (E Package)



J-Leaded Ceramic (J Package)



CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9048 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




¹E = Leadless Ceramic Chip Carrier; J = J-Leaded Ceramic; Q = Cerdip.

²For specifications, refer to Analog Devices Military Products Databook.

FUNCTIONAL DESCRIPTION

Pin	Description	Pin	Description
D1-D8	Eight digital outputs. D1 (MSB) is the most significant bit of the digital output word;	$R_{\rm B}$	Most negative reference voltage for internal reference ladder.
	D8 (LSB) is the least significant bit.	R_{M}	Midpoint tap on internal reference ladder.
AGND	One of two analog ground returns. Both grounds should be connected together and to	R_{T}	Most positive reference voltage for internal reference ladder.
DGND	low impedance ground plane near the AD9048.	$V_{\rm IN}$	Analog input signal pin.
DGND	One of two digital ground returns. Both grounds should be connected together and to low impedance ground plane near the AD9048.	NMINV	"Not Most Significant Bit Invert." In normal operation, this pin floats high; logic LOW at
V_{CC}	Positive supply terminals; nominally +5.0 V.		NMINV inverts most significant bit of digital output word [D1 (MSB)].
V_{EE}	Negative supply terminals; nominally -5.2 V.	NLINV	"Not Least Significant Bit Invert." In normal
CONVERT	Input for conversion signal; sample of analog input signal taken on rising edge of this pulse.		operation, this pin floats high; logic LOW at NLINV inverts the seven least significant bits
			of the digital output word.



Burn-In Diagram

REV. B -5-

AD9048

THEORY OF OPERATION

Refer to the block diagram of the AD9048. The AD9048 comprises three functional sections: a comparator array, encoding logic and output latches.

Within the array, the analog input signal to be digitized is compared with 255 reference voltages. The outputs of all comparators whose references are below the input signal level will be high; outputs whose references are above that level will be low.

The n-of-255 code that results from this comparison is applied to the encoding logic where it is converted into binary coding. When it is inverted with dc signals applied to the NLINV and/or NMINV pins, it becomes two complement.

After encoding, the signal is applied to the output latch circuits where it is held constant between updates controlled by the application of CONVERT pulses.

The AD9048 uses strobed latching comparators in which comparator outputs are either high or low, as dictated by the analog input level. Data appearing at the output pins have a pipeline delay of one encode cycle.

Input signal levels between the references applied to $R_{\rm T}$ (Pin 18) and $R_{\rm B}$ (Pin 26) will appear at the output as binary numbers between 0 and 255, inclusive. Signals outside that range will show up as either full-scale positive or full-scale negative outputs. No damage will occur to the AD9048 as long as the input is within the voltage range of $V_{\rm EE}$ to +0.5 V.

The significantly reduced input capacitance of the AD9048 lowers the drive requirements of the input buffer/amplifier and also induces much smaller phase shift in the analog input signal.

Applications that depend on controlled phase shift at the converter input can benefit from using the AD9048 because of its inherently lower phase shift.

The CONVERT, analog input and digital output circuits are shown in Figure 1, *Input/Output Circuits*.

System timing, which provides details on delays through the AD9048 as well as the relationships of various timing events, is shown in Figure 2, *Timing Diagram*.

Dynamic performance of the AD9048, i.e., typical signal-tonoise ratio, is illustrated in Figures 3 and 4.




Figure 1. Input/Output Circuits

COMPARATOR CELLS




Figure 2. Timing Diagram

-6- REV. B

AD9048




Figure 3. Dynamic Performance (20 MHz Encode Rate)




Figure 4. Dynamic Performance (35 MHz Encode Rate)

LAYOUT SUGGESTIONS

Designs that use the AD9048 or any other high-speed device must follow some basic layout rules to ensure optimum performance.

The first requirement is to have a large, low impedance ground plane under and around the converter. If the system uses separate analog and digital grounds, both should be solidly connected together, and to the ground plane, as closely to the AD9048 as practical to avoid ground loop currents.

Ceramic 0.1 μ F decoupling capacitors should be placed as closely as possible to the supply pins of the AD9048. For decoupling low frequency signals, use 10 μ F tantalum capacitors, also connected as closely as practical to voltage supply pins.

Within the AD9048, reference currents may vary because of coupling between the clock and input signals. As a result, it is important that the ends of the reference ladder, R_T (Pin 18) and R_B (Pin 28), be connected to low impedances (as measured from ground).

If the AD9048 is being used in a circuit in which the reference is not varied, a bypass capacitor to ground is strongly recommended. In applications that use varying references, they must be driven from a low impedance source.




Figure 5. Typical Connections

REV. B __7_

AD9048

Table I. Truth Table


		Bina	ry	Offset Twos Complement				
Step Range		True	Inverted	True	Inverted			
	-2.000 V FS	-2.0480 V FS	NMINV = 1	0	0	1		
	7.8431 mV Step	8.000 mV Step	NLINV = 1	0	1	0		
000	0.0000 V	0.0000 V	00000000	11111111	10000000	01111111		
001	-0.0078 V	-0.0080 V	00000001	11111110	10000001	01111110		
•	•	•	•	•	•	•		
•	•	•	•	•	•	•		
•	•	•	•	•	•	•		
127	-0.9961 V	-1.0160 V	01111111	10000000	11111111	00000000		
128	-1.0039 V	-1.0240 V	10000000	01111111	00000000	11111111		
129	-1.0118 V	-1.0320 V	10000001	01111110	00000001	11111110		
•	•	•	•	•	•	•		
•	•	•	•	•	•	•		
•	•	•	•	•	•	•		
254	-1.9921 V	-2.0320 V	11111110	00000001	01111110	10000001		
255	-2.0000 V	-2.0400 V	11111111	00000000	01111111	10000000		

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


-8-

28-Pin Ceramic Side-Brazed DIP




LEAO NO. 1 IOENTIFIED BY OOT OR NOTCH LEADS ARE GOLO PLATEO (50 MICROINCHES MIN) KOVAR OR ALLOY 42

28-Terminal Leadless Chip Carrier



NOTES
1 THIS OIMENSION CONTROLS THE OVERALL PACKAGE THICKNESS
2 APPLIES TO ALL FOUR SIDES
ALL TERMINALS ARE GDLD PLATED

28-Pin J-Lead Package



REV. B